


FIG. 1

IC Netlist Builder Application 230

Compilers, Runtime Libraries, Utilities 220

Operating System 210

I/O Services 211 Memory Management 212



```
function of the set of the s
```

#### FIG 4A

regsub -all "NMR" \$DSGN\_PARAM\_COPY [set ::VPB0.TIMERS\$i.NUM\_MATCH] DSGN\_PARAM\_COPY regsub -all "Y\_N\_MASK" \$DSGN\_PARAM\_COPY [set ::VPB0.TIMERS\$i.MATCH\_INT] DSGN\_PARAM\_CO

PY

regsub -all "NMR" \$DSGN\_PARAM\_COPY [set ::VPB0.TIMERS\$i.NCR]
DSGN\_PARAM\_COPY
regsub -all "TIMERNAME" \$DSGN\_PARAM\_COPY \$ (devicename)
DSGN\_PARAM\_COPY

#### FIG 4B

lappend::library\_list "library \$ {devicename}\_lib; \nuse \$ {devicename}\_lib.\$(devicename)\_pkg.all; \n" lappend::vpb\_dev\_name \$ {devicename} lappend::gate\_count [list - n "Timer \$i" -g 6135 -sg"" -t Sy ]

```
lappened::sgnl name "VPB Timer $devicename"
       lappened::sgnl_name "tmr$ {tmpstr}_pause | 1| 1 "
       lappened : : clk_dst_name "ct_tmr${devicename}_pclk | ck_nbclk"
       set iinfo ""
       lappened iinfo "u_tmr$tmpstr | timer$tmpstr | VPB Timer $tmpstr"
       lappened iinfo "pclk | ct_tmr$ {tmpstr}_pclk | VPB Bus Clock"
       lappened iinfo "pstb | pstb | VPB Peripheral Strobe "
       lappened iinfo "psel | psel_tmr${tmpstr} | VPB Peripheral Select"
       lappened iinfo "pwrite | pwrite | VPB Peripheral Write" lappened iinfo "pd | pd | VPB Data Bus (31:0)"
       if { [set :: VPB0.TIMERS$i.NCR] > 0 } {
          lappend::assign_list"Tie off capture Inputs"
       lappend:: assign_list "tmr$ {tmr$(tmpstr}_capture | (expr (($::LANGUAGE) = =
(LANG_VHDL)) ?{ (others =>logic_01): {logic_0}] "
       lappend iinfo "capture | tmr${(tmpstr)_capture | Timer Capture Signals"
       lappened::sgnl_name "tmr$ {tmpstr}_capture | set:: VPB0.TIMERS$i.NCR] |"
if { [set :: VPB0.TIMERS$i.NUM_MATCH] > 0} {
       lappened iinfo "nint | tmr${tmpstr}_int | Timer Interrupt, Active Low"
       lappened::intr_src "${devicename}_nint"
it { [set :: VPB0.TIMERS$i.NCR] > 0 / / [set :: VPB0.TIMERS$i.NUM_MATCH] > 0 } {
       lappened iinfo "pnres / ct_tmr$(tmpstr)_pures | VPB Asynchronous Timer Reset"
       lappened iinfo "pa I pa(5 downto 0) I VPB Address Bus (5:0)"
       lappened::rst_dst_name "rs_tmr$(tmpstr)_pnres | cg_nbclk"
} else {
       lappened iinfo "pa | pa(4 downto 0) | VPB Address Bus (5:0)"
lappend iinfo "pause | tmr$(tmpstr)_pause | Timer Pause"
lappend:: assign_list "Tie off pause Inputs"
lappend::assign_list "tmr$(tmpstr)_pause | logic_0"
#-- Based on the number of match outputs, we create interrupt sources
if {[set : : VPB0.TIMERS$i.MATCH_INT] = = 1} {
    set i 0
    while { [set :: VPB0.TIMERS$i.NUM_MATCH] > $j} {
       lappend::intr_src "${devicename}_m$j"
       lappend iinfo "m$j | tmr${tmpstr}_m$j | Timer $tmpstr External Match $j Output
       incr j
    }
lappend iinfo "scantestmode | scantestmode | Scan Test Mode"
lappend :: inst_list $iinfo
```

```
proc create_chipcore {} {
     set ccfid [open "$:: WORK_DIR/S:: COMPONENTNAME/chip/top/chipcore.v"
# Module and port type declaration has already been written by padring.tcl
       foreach elem $::sgnl_name {
          regsub \{ [/t] + \$ \} $elem \{ \} elem
         set selem [split $elem "/"]
          switch [llength $selem] {
              1 { puts $ccfid "$ { : :comment} [string trim [lindex $selem 0]]" }
              2 { set swidth [lindex $selem 1]; puts $ccfid [format " wire %7s %s" [expr
($swi
dth = 1) ? {}: {\[[expr $swidth-1] \: 0 \]}] "string trim [lindex $selem 0]];"]}
              3 { set swidth {lindex $selem 1]; puts $ccfid [format " wire %7s %-40s ${::
comme
nt) %s" [expr (swidth = 1)? {}: {\[ [expr swidth - 1] \: 0\]}] "string trim [lindex selem
0]]; " [strin
g trim [lindex $selem 2]]]}
                                         FIG 6A
    puts $ccfid "${:: comment} Reset and Clock signals"
foreach elem [concat $::rst_dst_name $::clk_dst_name] {
       set selem [split $elem "/"]
       puts $ccfid [ccfid [format " wire
                                               %s; "[string trim [lindex $selem 0]]]
puts $ccfid "\n[string repeat $: : comment 30]"
puts $ccfid "$::comment Assign statements"
puts $ccfid "\n[string repeat $: : comment 30] \n"
                                         FIG 6B
# Based on the assign_list, generate the HDL assign statements as required.
     foreach elem $:: assign_list {
         regsub { [ /\t] + $elem { } elem
         set aelem [split $elem "/"]
         if { [llength $aelem]==1} {
              puts $ccfid "${ :: comment} [lindex $aelem 0]"
         } else
             if {{$::LANGUAGE}=="LANG_VHDL"} {
                 puts $ccfid [format " %15s <= \(\varphi\)s; "[string trim [lindex $aelem 0]]
[string trim [lindex Saelem 1]]]
                      } else {
                          puts $ccfid [format "assign %15s = %s; "[string trim [lindex
$aelem 0 ] ] [string trim [lindex $aelem 1]]]
       }
```

```
foreach iinfo $::inst_list {
   set first 1
   set istr ""
   foreach pmap $iinfo {
      regsub -all \{ [\t] * \/ [\t] * \}  pmap \{ / \}  pmap
      set pelem [split $pmap {/}]
      if { $first } {
         set first 0
            append istr "\n${ :: comment) (string repeat $ {:: comment} 37] \n"
          append istr "${::comment} [lindex $pelem 2]\n"
           append istr "${ :: comment) (string repeat $ {:: comment} 37] \n"
       append istr " [lindex $pelem 1] [lindex $pelem 0] (\n"
    } else {
       set formal [lindex $pelem 0]
       set actual [lindex $pelem 1]
       if \{\{\$ : : LANGU\bar{A}GE\} = = "LANG_VERILOG"\} 
           regsub -all {\() \$actual \{[] \} actual
           regsub -all {\() $actual {]} actual
              regsub {open} $actual {} actual
           regsub - all "downto " $actual ": " actual
           regsub {\() $formal {[} formal
           regsub {\)} $formal {]} formal
           regsub "downto "$formal ":" formal
      append istr "
                         .$formal ($actual), \n"
   regsub {, \n$} $istr "); "istr
   puts $ccfid $istr
   puts $ccfid "\n\nendmodule \n"
```

Local Chip Builer					
<u>File                                    </u>					Help 813
ASB Devices: 820	Edit 841	Paran	neterize AS 871	SB Devices	
VPB Devices: 821	Edit 842				
System Resources 823	Edit 843				
Deliverables Optio	Edit 844				
User IOs: 824	Edit/D	elete/N	ew		
Component Name/Output File (no ext): cbbiic 831					
Compile 851	Evaluate 852			Close 853	

0.70	0	Γ	<u></u>					982
	Olaves	921 Yes 922	8 Bits Progammable 933 934		952 Dynamically 953	971	972	Help
	Ola	ON	32 Bits 16 Bits 931		Statically	000000px0	Oxffffff	981
		External SDRAM Interface 920	External Device Width 930	Address Range:	940 Defined	Starting Adress	Ending Adress	Close

Vpb0		1005				
VPB Based Watchdog Timer Parameters	1010	Edit				
VPB Based Timer Parameters	1011	Edit/Delete/New				
VPB Based UART/IrDA Parameters	1012	Edit/Delete/New				
VPB Based I2C Parameters	1013	Edit				
VPB Based USB Device Parameters	1014	Edit				
VPB Based GPIO Parameters	1015	Edit				
VPB Based RTC Parameters	1016	Edit				
VPB Based BBRAM Parameters	1017	Edit				
VPB Based Interrupt Controller Parameters	1018	Edit				
Security Blocks: 1019						
VPB Based Random Number Generator Parameters: Edit/Delete/New						
VPB Based Exponentiator Parameters		Edit/Delete/New				
User Defined Config Register Groups	1020	Edit/Delete/New				
VPB User Block Interface Paramenters	1021	Edit/Delete/New				
Close 1022 He	elp	1023				




FIG 11




Fig 12





Fig 13

M			D	evice Des	cription	1410
Reporting: Chip IOs: 1421 1422				Close 1423		
	Name Type		Width	Pad Type	Multiplexing	Comment
N	1431	1432	1433	1434	1435	1436
	tck	input	1	pc3d01		Test Interface Clock
	tms	input	1	pc3d01		Test Mode Select
	tdi	input	1	pc3d01		Test Data Input
	tdo	output	1	pc3d01		Test Data Output
	trst_n	input	1	pc3d01		Test Reset Input
	extern	input	1	pc3d01		rnal Input for conditonal bi
	rangeout	output	1	pc3d01		ARM rangeout Output
	flash_we_n	output	1	pc3d01		SDC flash Write Enable
	flash_we_n	output	1	pc3d01	-	SDC flash Output Enable
	flash_we_n	output	2	pc3d01		SDC flash Chip Select
	sram_we_n	output	1	pc3d01		SDC sram Write Enable
	sram_we_n	output	1	pc3d01		SDC sram Output Enable
	sram_we_n	output	2	pc3d01		SDC sram Chip Select
	ebiu_xa	output	19	pc3d01		EBIU ebiu External Address
	Total Ins	<u></u>	5	•		
	Total Out	S	29			
	Total Inou	uts	0			
	Total IOs		34			
▮,	Total Pwr	'S	0	(Required	PLLS, Clocks)	
	Total Ring	g Pwrs	10	(Estimate	d 1pair per 8IO)	
	Total Cor	e Pwrs	10	(Est. 1pair per 50k gate)		
	Total Pins 54		54	(Estimated)		
$\nabla$					·	



**FIG 16** 

